We report on electrical and microscopic investigations aimed to clarify the origin of near-interface traps (NITs) in metal-silicon dioxide-4H-silicon carbide structures. Using capacitance-voltage and thermal dielectric relaxation current (TDRC) analysis we investigated NITs close to the 4H-SiC conduction-band edge in differently prepared thermal and deposited oxides and found that the traps give rise to two characteristic TDRC signatures belonging to two groups of trap levels. The total trapped charge exceeds 1 ϫ 10 13 cm −2 . The observed density and energy distribution of these traps are nearly identical in all thermal and deposited oxides investigated, suggesting that the NITs belong to intrinsic defects at the SiO 2 / SiC interface which are readily formed during oxide deposition or thermal oxidation of 4H-SiC. Using high-resolution electron microscopy combined with nanochemical analysis (electron energy-loss near-edge spectroscopy and energy-filtered transmission electron microscopy) we investigated the SiO 2 / SiC interface in samples receiving reoxidation and did not find any indication of graphitic regions at or near the SiO 2 / SiC interface or in the bulk silicon dioxide within a detection limit of 0.7 nm. In addition, no amorphous carbon accumulation was observed near the SiO 2 / SiC interface. The overall results strongly suggest that the NITs near the 4H-SiC conduction band are not related to carbon structures in the SiO 2 / SiC interlayer.
I. INTRODUCTION
The semiconductor silicon carbide has material properties which are suitable for high-power, high-temperature, and high-frequency applications. One of the advantages compared to other wide-band-gap semiconductors is its native silicon dioxide which is readily formed in an oxidizing ambient at elevated temperatures. This property enables the fabrication of metal-oxide-SiC field-effect transistor (MOSFET) devices similar to silicon devices. The most favorable SiC polytype for such a device is 4H (H stands for hexagonal) because of its large band gap ͑3.26 eV͒ and a bulk electron mobility of approximately 800 cm 2 / V s. However, the great potential of the n-channel 4H-SiC MOSFET devices has thus far been hampered by an unacceptably low inversion channel mobility typically in the range of 1 -40 cm 2 / V s. The low mobility is attributed to the high density of interface states near the SiC conduction-band edge resulting in charge trapping and Coulomb scattering at the interface. 1 A large portion of these interface states are the so-called slow states or near-interface traps (NITs) that are not revealed by conventional C -V analysis at room temperature. [2] [3] [4] [5] [6] [7] [8] [9] The physical origin of these NITs remains unclear. There are mainly three ideas that are frequently proposed in literature: The interface states are (i) associated with electrically active carbon or silicon clusters at the SiO 2 / SiC interface, 10 (ii) intrinsic defects in the silicon dioxide, 2, 11 or (iii) interfacial defects at the SiO 2 / SiC interface that are formed in a transition region near the interface. 11, 12 An example of such proposed interfacial defects are oxygen vacancies in the oxide, 2 oxide-carbon bonds, 13 or carbon-vacancy oxygen complexes at the interface. 14 It has been demonstrated that nitrogen introduced by direct oxidation or postoxidation annealing in NO or N 2 O ambient reduces the density of NITs. 2, 3, 15, 16 Postoxidation annealing in hydrogen at or above 800°C has also been observed to decrease the density of these interface states. 17 During thermal oxidation of silicon carbide most of the excess carbon is believed to be removed from the interface through the formation of CO which diffuses through the oxide and is thereafter released from the sample surface. However, some of the carbon can remain within the oxide and form carbon clusters or graphitic regions. Such regions near the SiO 2 / SiC are expected to be electrically active and could give rise to the interface states observed. 18 Experimental evidence for these carbon clusters is scarcely found up to now. Atomic force microscopy (AFM) studies on SiC after oxidation and subsequent oxide removal showed inhomogeneities at the surface which did not etch in HF but were removed in ozone, suggesting that they were carbon clusters. 19 X-ray photoelectron spectroscopy (XPS) studies in some cases give hints to graphite layers in the oxide/SiC structures. 21 However, more often graphite is detected at the top oxide surface which can complicate such an analysis. 22, 23 Also, graphitic regions are detected at the SiC surface prior to gate oxidation but such regions dissolve during in situ oxidation. 24 Detailed XPS investigations of in situ grown oxides on SiC do not reveal any graphitic region or carbonrelated compound at the SiO 2 / SiC interface. 25 Recent investigations 20, 26 show excess carbon at the SiO 2 / SiC interface after oxidation using electron energy-loss spectroscopy (EELS) and less carbon when the oxide was deposited rather than thermally grown. It was also observed that the so-called reoxidation process (i.e., postannealing in wet ambient at 950°C) appears to remove this excess carbon to some extent. 27 Similar conclusions were drawn in Refs. 23 and 28 where a complex transition layer containing Si-O-C compounds by angle-resolved x-ray photoelectron spectroscopy was observed. This transition layer was modified after reoxidation annealing which was attributed to a removal of carbon products. The reoxidation treatment is known to reduce the density of deep interface states, 11 while the effect on the interface states near the SiC conduction-band edge, which we focus on here, is less clear. 11, 29, 30 The purpose of this work is to look for a possible correlation between microscopic defects at the SiO 2 / SiC interface and the near-interface traps close to the 4H-SiC conductionband edge. The main emphasis in the microscopy study is on reoxidized 4H-SiC / SiO 2 structures. We combine highresolution electron microscopy (HREM) with nanochemical analyses via EELS, especially energy-loss near-edge structures (ELNESs), and energy-filtered transmission electron microscopy (EFTEM). We use capacitance-voltage ͑C -V͒ analysis and thermal dielectric relaxation current (TDRC) measurements to investigate SiO 2 / SiC interfaces and MOS gate stacks typical for n-channel MOSFETs.
II. EXPERIMENT
The samples for the microscopical studies were derived from commercially grown highly doped 8°off-axis n-type 4H-SiC. A p-type epilayer with a thickness of 5 -10 m was grown with a doping of approximately 5 ϫ 10 15 cm −3 . Prior to thermal oxidation the samples were cleaned using a standard RCA clean. Thereafter the samples were thermally oxidized at 1150°C for 255 min in dry oxygen ambient, followed by a postoxidation anneal at 950°C in pyrogenic steam for 3 h, usually called reoxidation.
N-type epilayer samples with a doping concentration of approximately 1 ϫ 10 16 cm −3 were made to investigate the density of interface states near the conduction-band edge. Also, p-and n-type reference samples, with p-and n-type epilayers, respectively, were made which were processed in the same manner as the samples mentioned above except that the reoxidation annealing was omitted. N-type Al-Si 3 N 4 -4H-SiC capacitors were also fabricated. After RCA cleaning of the SiC samples, the native oxide was removed in hydrofluoric acid (HF), and immediately thereafter silicon nitride was deposited using low-pressure chemicalvapor deposition (LPCVD) at 770°C. Deposited oxides on n-type 4H-SiC were made by tetraethooxysilane (TEOS) oxide deposition at 710°C with the same precleaning procedure used for the silicon nitride deposition. For electrical characterization a 0.5-m-thick aluminum layer was thermally evaporated and patterned as a gate contact. A GaAl alloy was used as a backside contact for the electrical measurements.
The MOS capacitors were analyzed using C -V and a version of the thermally stimulated current (TSC) technique called TDRC analysis. 31 The TSC technique is a wellestablished tool for analyzing traps within silicon dioxide in MOS structures. 32 However, in this study we use the closely related technique TDRC to investigate interface states near the 4H-SiC conduction-band edge. 9, 31 An overview of the TDRC measurement procedure is depicted in Fig. 1 . During a TDRC measurement, majority carriers are thermally emitted from interface traps. In our case we study traps near the SiC conduction-band edge and thus we use n-type material. A TDRC measurement starts by accumulating the MOS structure at the temperature T 0 . The gate bias is kept constant at the charging voltage V c while the temperature is lowered to T 1 . Electrons in the accumulation layer are captured by interface states which (in our case) become negatively charged. Using a simple model, the electric field in the oxide during charging is given by E c = ͑V c − V fb ͒ / t ox , where V fb is the flatband voltage at T 0 and t ox is the thickness of the oxide. The number of electrons per area accumulated at the SiO 2 / SiC interface during charging is N tot = q −1 ox E c , where q is the charge of the electron and ox is the permittivity of the oxide. When the temperature has been lowered to T 1 the gate bias is switched from V c to the discharging voltage V d . This brings the MOS into deep depletion and results in a current pulse of electrons leaving the interface. Some electrons come from the vanishing accumulation layer, and some electrons are due to the formation of the depletion layer. However, usually, a significant portion of electrons that are accumulated at the interface are stuck in interface traps that cannot thermally emit their charge.
With the MOS structure stable in deep depletion the temperature is raised at a constant rate ͑12 K / min͒. When the temperature is high enough, filled interface traps will begin to emit their electrons to the SiC conduction band, where they are swept away by the electric field in the depletion region, eventually giving rise to the thermally stimulated current. The area under a TDRC curve is proportional to the number of electrons per area emitted from the interface, N, if the size of the depletion region is much larger than the thickness of the oxide. This can be compared to N tot , thus revealing the fraction of the accumulation charge which was captured by the interface states. The energy-level distribution of the interface traps contributing to the TDRC signal was estimated using the heating rate method. 33 An activation energy and an apparent capture cross section are obtained from a plot of log͑T p 4 / ␤͒ vs 1 / T p , where T p is the peak temperature and ␤ is the heating rate.
In order to determine the microstructure and the composition of the layer structures and interface regions, a Philips CM 20 FEG field-emission electron microscope [TEM/ scanning TEM (STEM)] was used, run at 200 kV, and equipped with a Gatan imaging filter (GIF 200), mounted below the microscope column, enabling EELS, especially ELNESs, and EFTEM. The EELS method allows us to estimate the species and concentration of the chemical elements with a spatial resolution limited by the diameter of the measuring probe ͑Ϸ2 nm͒. 34, 35 Moreover, by analyzing the ELNES features of the relevant ionization edges, it is possible to characterize the chemical-bonding state of individual elements with the same local resolution, provided the energy resolution is better than 1 eV. The ELNES is caused by excitations of core-shell electrons into unoccupied states above the Fermi level, and thus, the measured intensities give information on the partial local density of states (PLDOS) which is representative of the bonding state of the atom. The characteristic ELNES details are the edge onset as well as the shape, the position, and the intensity of individual peaks in the fine structure. 36, 37 The energy-filtered TEM enables the element imaging as well as the chemical-bond specific mapping (EFTEM). Filtered images were digitally recorded by a slow-scan chargecoupled device (CCD) camera within the GIF 200. For image processing the GATAN DIGITAL MICROGRAPH and ELP softwares, respectively, loaded on a Power Macintosh 7200/ 75, were employed. For TEM standard cross-sectional specimens, thinning by ion milling was applied.
III. RESULTS

A. Interface states in 4H-SiC MOS capacitors
It has been observed that interface states near the SiC conduction band have a more pronounced effect on the inversion channel mobility in MOSFETs than the deep states. [38] [39] [40] During measurements of the channel mobility, the p-type SiC is inverted. The deep interface states in the lower half of the band gap are mostly donors and are therefore neutral and have little impact on the mobility. In contrast, the acceptor-type interface states near the SiC conduction band are charged with electrons and contribute to the Coulomb scattering at the surface. Therefore, it is more relevant from a device application point of view to investigate the interface states near the SiC conduction band.
Figure 2(a) shows C -V curves from simultaneous highlow measurements using 1-kHz and 1-MHz probe signals from n-type 4H-SiC MOS capacitors for a dry oxide sample and for a sample receiving reoxidation anneal. The frequency dispersion between the curves near accumulation ͑0-4 V͒ is due to the trapping of electrons in interface states located near the SiC conduction-band edge. The electron emission rate of these states is within the frequency range of the probing signal. This means that at high frequency ͑1 MHz͒ a smaller number of interface states respond to the probe signal, and such interface states are filled with electrons, giving rise to a shift (or stretching) of the curve towards positive voltages, as seen in Fig. 2(a) . The density of these interface states estimated from such dispersion curves is plotted in Fig. 2(b) . The data reveal that the reoxidation results in a slight increase of the interface state density near the conduction band. The C -V curves for the reoxidized samples are interface state density extracted from the data in Fig. 2(a) . 2005) also shifted to the right as compared to the dry oxide. This is either due to an increase in the fixed negative charge or an increase in the density of deep electron traps that once filled do not thermally emit their captured electrons at room temperature within the time frame of the measurement. The C -V technique is helpful to compare the interface state density between differently prepared oxides. However, a large part of the interface states near the conduction band of 4H-SiC are the so-called slow states or NITs that are not revealed by conventional C -V analysis at room temperature. [2] [3] [4] [5] [6] [7] [8] [9] Here, we use TDRC analysis to characterize the NITs. Figure 3 shows the typical TDRC spectra of the n-type dry oxide and reoxidized samples used in Fig. 2 . The spectra are taken for various charging voltages. The TDRC signal increases steadily with increasing accumulation charging voltage with no saturation in sight. The TDRC spectral features are very similar for both types of oxides, as seen in Figs. 3(a) and 3(b) . The TDRC signal has two peaks, at 80 and 130 K, which correspond to two distinct distributions of interface states investigated in more detail in Refs. 9 and 40. We have recently demonstrated that the TDRC signature is strongly correlated with the interface states that give rise to the frequency dispersion in Fig. 2(a) . When oxides are grown in N 2 O ambient, one observes that the TDRC signal and the frequency dispersion from C -V analysis decrease simultaneously. 40 The main difference is that the TDRC collects the total trapped charge in interface states while only a portion of this charge is revealed by room temperature C -V analysis, as in Fig. 2 . In particular, the NITs escape detection in Fig. 2. 9,40 These traps can be detected by TDRC analysis, low-temperature C -V measurements, 2,9 slow trap profiling, 3 or deep-level transient spectroscopy (DLTS). 41 The peak at 80 K corresponds to an interface trap with an activation energy of approximately 0.11 eV ͑+ / −0.01 eV͒, estimated using the heating rate method and an apparent electron capture cross section of 1 ϫ 10 −17 cm 2 (not shown). The peak at 130 K is due to the charge emission from a distribution of interface states that exhibit thermally activated capture mechanism. 9, 42 Using constant capacitance DLTS it has been demonstrated that the electron capture cross sections of these interface traps are small and vary over several orders of magnitude ͑10 −16 -10 −20 cm 2 ͒, suggesting that a large portion of the traps is located not at the interface but at some distance into the oxide. 41 The area underneath a TDRC curve is a measure of the total charge trapped in interface states. Figure 4 shows the trapped charge as a function of the field applied during filling of the interface states. There is no significant difference between the two samples. The dashed curve represents the total charge accumulated in the capacitor. It is worth mentioning that most of the accumulation charge available in the SiC conduction band is trapped in interface states. Also, there is no saturation with increasing electric field, revealing that the number of available interface states clearly exceeds 1 ϫ 10 13 cm −2 . The key point here is that the reoxidation treatment in our experiments has an insignificant effect on the density of NITs or their energy distribution.
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In an attempt to clarify the nature of the NITs we also investigated n-type Al/ Si 3 N 4 / 4H-SiC capacitors and n-type Al/ SiO 2 / 4H-SiC capacitors with deposited TEOS oxide as the dielectric. In Fig. 5 the TDRC spectra of such samples are shown for charging temperatures of 30 and 300 K. Figure  5(a) shows the spectra of the Si 3 N 4 sample for different charging voltages at a charging temperature of 300 K. The TDRC spectra show the same features at 80 and 130 K, respectively, as shown in Fig. 3 for thermal oxides. A highresolution TEM study of the silicon nitride capacitor revealed a 1 -2-nm-thick oxide layer at the interface between the silicon nitride and the silicon carbide which most likely gives rise to the TDRC signal. Figure 5 interface at a lower temperature is the suppression of the TDRC signal around 130 K, while the signal at 80 K becomes more prominent. The reduction of the 130-K signature is attributed to the thermally activated capture mechanism of the traps responsible for the signal. 42 Figure 5(c) shows the TDRC spectra of the sample with a TEOS oxide as dielectric for a charging temperature of 300 K. The spectra show a broad peak at about 130 K, similar to the peak seen in Figs. 3 and 5(a). There is no sign of the signature at 80 K found in the other samples. However, this signature is visible if the charging temperature is lowered to 30 K, as shown in Fig.  5(d) . In that case the peak at 130 K is suppressed, as in Fig.  5(c) , and a peak at about 80 K appears. In summary, the TDRC measurements demonstrate that the near-interface traps formed on the oxide/SiC interface during thermal oxidation of 4H-SiC and during oxide deposition have similar TDRC fingerprints. In all cases we see a very high density of interface traps exceeding 5 ϫ 10 12 cm −2 but it is apparent from the TDRC spectra that the energy distribution of the interface traps varies only slightly among all samples. Figure 6 shows typical HREM observations of the Al/ SiO 2 / 4H-SiC stack with a dry oxide receiving reoxidation. The SiO 2 / SiC interface is abrupt, and there are no graphitic structures detected in the amorphous silicon dioxide or near both interfaces (see expanded views). Using HREM, a graphitic carbon cluster can be identified down to a diameter of almost 0.7 nm by the formation of at least two 0.35-nm-spaced basic lattice planes of graphite. No such regions have been observed; also, stacking faults or other planar defects were not detected in the SiC near the interface. The detection of a solution of carbon in SiO 2 or a precipitation of small amorphous C clusters on SiO 2 is nearly impossible by HREM. 3C-SiC inclusions are reported in Ref. 43 occurring after thermal oxidation of highly n-doped 4H-SiC. In our experiments, the underlying SiC retains its crystallographic structure, and no 3C-SiC inclusions are observed. Figure 7 shows the results of the EELS investigations of the 4H-SiC sample: A set of EEL spectra is demonstrated in Fig. 7(a) , recorded across the formed layer system along the line indicated in the STEM image of Fig. 7(b) , with a separation of about 3 nm between the spectra. Figure 7 (c) reveals the corresponding quantitative element distribution with no hint of excess carbon within the oxide or at the SiO 2 / SiC interface. Figure 8 shows the carbon-K energy-loss edge spectra recorded just at the SiO 2 / SiC interface. The spectra give no hint of any bonding of graphitic or other double-bonded carbon and agree well with the carbon signals in standard SiC. This means that all the carbon detected near the interface exists in the form of SiC-bonded carbon. 
B. Structure and chemistry of the SiC / SiO 2 interfaces
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Energy-filtered TEM images of the SiO 2 / SiC interface of the same sample are presented in Fig. 9 . Related to the unfiltered image in Fig. 9(a), Fig. 9(b) shows a silicon map of the SiO 2 / SiC interface area, and the corresponding silicon profile can be seen in Fig. 9(c). Figures 9(d) and 9 (e) demonstrate the corresponding carbon map and carbon profile, respectively. From Fig. 9(f), i. e., the carbon/silicon ratio across the interface (obtained from the profiles in Figs. 9(c) and 9(e), no relative carbon enrichment can be detected at the interface in this sample, within the experimental error.
Near the "Al/ SiO 2 interface" some carbon-rich regions do exist, as demonstrated in Fig. 10 . While the SiC / SiO 2 interface (left) is completely free of graphite again, the layer closest to the aluminum (right) contains in this case mostly carbon and graphitic areas (see expanded view), which we could also confirm by EELS. The most likely explanation for the carbon near the aluminum is the contamination of the sample surface during metal evaporation, possibly from the crucible. This is supported by additional experiments where we investigated MOS samples with Ti as a metal contact formed by electron-beam evaporation in a different evaporation system. These samples do not show a carbon layer at the metal/silicon dioxide interface.
In short, microstructural and nanochemical analyses by electronmicroscopical methods did not reveal any carbon enrichment or graphitic cluster at or near the SiO 2 / SiC interface. These findings correspond with EFTEM investigations recently reported in Ref. 27 , where increased C / Si ratios were measured near the SiO 2 / SiC interface in samples made with dry oxidation. However, it was also observed that these carbon enrichments were fewer in samples that received re- oxidation as the samples in our study. This suggests that reoxidation dissolves the carbon accumulation in the nearinterface region, indicating that one should expect subsequent reduction in the density of interface states (if they are related to these carbon enrichments near the interface).
In Sec. III A we also characterized an Al/ Si 3 N 4 / 4H-SiC capacitor and found that it contained the same type of NITs detected at the SiO 2 / SiC interface. EFTEM detected a thin ͑1-2 nm͒ oxygen-rich layer at the Si 3 N 4 / SiC interface. Furthermore, an ELNES study of these samples revealed that the oxygen is in the form of silicon dioxide. Figure 11 shows the ELNES spectra of the Si-L 23 edge at the Si 3 N 4 / SiC interface. After subtracting the spectra of SiC and Si 3 N 4 areas from that of the interface, the remaining spectrum agrees very well with the reference spectrum of silicon dioxide. The thickness of the interfacial SiO 2 layer is about 2 nm. The TDRC signature in Fig. 5 (a) most likely originates from this SiO 2 / SiC interface.
IV. DISCUSSION
Our results show that the reoxidation treatment has no significant effect on the NITs which limit the mobility in n-channel 4H-SiC MOSFETs. The same types of NITs giving rise to two peaks in the TDRC spectrum are present in dry oxidized samples, in samples receiving subsequent reoxidation and in samples with deposited oxide. Furthermore, we detect the same traps at the interface in samples with deposited nitride as the gate dielectric. This is attributed to a thin oxide layer (about 2 nm) detected at the interface by EFTEM and EELS. In addition, we do not observe by direct structural and chemical electronmicroscopical methods any carbon cluster or graphitic region in the silicon dioxide or near the interface in the reoxidized samples.
As mentioned in the Introduction there are many proposals for the origin of the near-interface traps. [10] [11] [12] [13] [14] In one study the near-interface traps in question have been attributed to carbon or possibly silicon clusters of different sizes. 10 In numerical calculations clusters with, e.g., seven atoms, were expected to give rise to an interface trap with an energy level of 0.2 eV below the conduction band. The predicted energy levels of such clusters move deeper into the band gap with an increasing number of atoms, and a cluster of 60 atoms is predicted to have an energy level of 0.6 eV below the conduction-band edge. 10 Interface states due to carbon or silicon clusters within this size should then appear in the data in Figs. 6 and 7. To account for the density of interface states ͑ϳ1 ϫ 10 13 cm −2 ͒ in the reoxidized sample we should have clusters at the interface in Fig. 10 with an average separation of the order of 10 nm. Such clusters are not observed. It is, of course, impossible to rule out that the near-interface traps are due to one or two carbon atoms or carbon interstitials, but they cannot stem from large carbon clusters.
Chang et al. 27 observed enhanced carbon and silicon concentrations (up to 35%) near the SiO 2 / SiC interface in wet oxidized 6H-SiC samples by EFTEM. The same authors observed that the carbon enrichment was reduced at the interface in samples with a reoxidized wet oxide but were not fully eliminated by the reoxidation procedure. Furthermore, no C-rich regions were detected at chemical-vapor-deposited SiO 2 / SiC interfaces. 20 In our EFTEM study we investigated dry thermal oxide on 4H-SiC after reoxidation and observed no carbon enrichment with an EFTEM detection limit of approximately 5% within one lattice plane, which is not contradictory to the results described in Ref. 27 , where in some areas of reoxidized SiO 2 / SiC interfaces a carbon enrichment was observed while others showed no carbon accumulation. In Ref. 27 , graphitic regions were not observed by direct HREM imaging. In our case, using HREM we are able to detect graphitic carbon clusters near the SiO 2 / Al interface down to about 1 nm in diameter, as encircled in Fig. 10 . Thus, it must be concluded that such clusters are definitely "absent at the SiO 2 / SiC interface" in our samples, as we could not find them by our HREM methods.
An additional argument against the carbon cluster hypothesis is the fact that the NITs are detected in samples with deposited oxide as well as in samples with deposited silicon nitride. In the case of the Si 3 N 4 sample a thin oxide interface layer is detected and believed to give rise to the NITs. These observations suggest that the NITs are native defects at the SiO 2 / SiC interface that are readily formed during thermal oxidation of SiC or oxide deposition. Negligible oxidation of SiC takes place during the silicon nitride deposition at 770°C and the TEOS deposition at 710°C. Therefore there is little excess carbon available in these structures to form carbon clusters. This strongly supports the conclusion that the NITs close to the SiC conduction band are due to intrinsic defects formed in a transition layer between the SiC and SiO 2 during thermal oxidation or oxide deposition. The elec- tron capture and emission kinetics suggest that the defects exist at the SiO 2 / SiC interface and extend into the SiO 2 . Our results are in line with the studies of Afanasev et al. 2, 6, 11, 18 It is possible that the defect is an intrinsic oxide defect also observed in oxides made on Si (Ref. 44) or it is specific to SiC and is formed in the transition region between SiO 2 and SiC. [11] [12] [13] [14] 45 Further studies including a modification of the SiC surface construction by hydrogen annealing and subsequent annealing in vacuum 46, 47 are needed here to find out a possible correlation between the SiC surface preparation prior to dielectric deposition and the resulting interface states.
V. CONCLUSIONS
The origin of NITs in metal-silicon dioxide-n-type 4H-silicon carbide (MOS) structures was investigated by direct electronmicroscopical methods and by electrical measurements. The microstructural and nanochemical analyses of samples with reoxidized thermally grown silicon dioxide "did not reveal any carbon enrichments or graphitic clusters at or near the SiO 2 / SiC interface." Capacitance-voltage and TDRC analyses of n-type 4H-SiC MOS capacitors demonstrated a high density of NITs, which exhibit a characteristic TDRC signature that is found in all the samples investigated. The density of interface traps was almost equal in samples with thermal oxides with and without reoxidation. We conclude that the NITs cannot result from carbon clusters or graphitic regions in the SiO 2 / SiC interlayer and that they are caused by intrinsic defects extending from the interface into the oxide layer.
